The main purpose of this paper is to present the external correction of analog to digital converters (ADC) integral nonlinearity and quantization noise based on the look up table method (LUT) combined with the averaging and Wiener filtering and dithering method. The LUT compression and LUT precision effect are also studied.
INTRODUCTION CORRECTION of integral nonlinearity (INL) is required
for the commonly used ADCs working out of the operational conditions for the distortion reduction. Several methods were designed to reduce nonlinearity such as Bayesian filtration, Volterra filtration or Look up table method.
DESIGNED CORRECTION STRUCTURE
The designed correction structure can be seen in Fig. 1 . The dither signal is added to the input analogue signal with the aim to eliminate high frequency part of HCF INL [5] . The dither signal has to be uncorrelated with the input signal. The frequency of dither signal should be set to the value f d (see Eq. 1) to suppress the dithering signal in the non subtractive structure [4] by averaging filter. The signal after analogue to digital conversion enters first the Wiener filter to estimate slope and after that it enters the bit mask device (BMD). The main goal of the BMD is the reduction of the error 
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. The ET is being compressed by the substitution of the median value in the ET cell from the adjacent cells. The median is the middle value of the uplink row values. The error table elements are saved with precision β bits after decimal point. The quantization noise declines virtually according to the virtual quantization step ∆ (Eq.2), where Q is code bin width:
The actual code k is corrected in two steps. The L virtually increases the ADC resolution. The output sampling frequency f s is determined from the input oversampling frequency f os and the reduced quantization noise E kv is determined by Eq. 3:
Here Q is the code bin width of the ADC and f max is the maximal input signal frequency. 
EXPERIMENTAL RESULTS
The designed structure was studied by the computer simulation using real converter model represented by the ideal converter with superimposed low and high code frequency INL. The simulated representatives of the real ADCs were described by the maximal INL differences ∆INL max (k=0) along s axes and ∆INL max (s=10) along code k axes in the INL phase plane (first column Tab.1). The Tab. 1 shows the simulation results in the percentage ENOB improvement, which were determined by the comparison to the non corrected signal from the ADC output. The second column of Tab.1 shows the ENOB improvement based on the ET. The third column shows the ENOB improvement of the whole correction structure.
Tab.1 The designed correction architecture results by applying certain condition
The experiments show that the increasing length of the averaging windows 2 L (see Fig. 2 b) ) and the increasing precision of the ET improve the accuracy of the measured system (see Fig. 2 a) ). The triangular wave dither signal with the appropriate frequency (Eq. 1) and amplitude 2 LSB were used for the correlation breaking among the samples. The contribution of the slope calculated by the Wiener filter in the addressing depends on the INL shape. The influence of the ET address reduction on the ENOB is being studied for ADC with the particular INL 1 phase plane (Fig. 3   a) ). As mentioned before, the error table is represented by the median value in the centre of the adjacent 2 k cells along code axes and 2 s cells along slope axes. Fig. 3 b) shows the ENOB after ET correction with precision after decimal point β=2 bit and averaging with 2 5 long window of the ADC with original ENOB = 7.6 bits. The INL characteristic must meet certain conditions to be effective for dynamic correction by two dimensional ET. The simulations show that for the INL change in s axes ∆INL max (k=0) ≤ 1 LSB corresponding to the slope difference ∆s=20 the correction using code k is sufficient (Fig. 4 , Tab. 1). INL1  INL2  INL3  INL4  INL5  INL6  INL7  INL11 INL12 INL13 INL14 ENOB [bit] slope according Fig. 4 The comparison of the slope according algorithm and non slope according algorithm
The simulation results were verified by experimental tests. The input limiter on the (Fig. 5 a) determines the final INL curve with 12 bit ADC with neglected INL. The INL shape of the whole data acquisition block is shown in Fig. 5 b) . The proposed correction method is useful for generalised AD interface with the significant error contribution caused by the analogue preprocessing block. The dynamic error is notable for the harmonic signal with the frequency close to the high frequency limit.
